FORM PTO-1449 (Modified ATTY. DOCKET NO. SERIAL NO. RPS920010125US1 10/016,346 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION RECEIVED 16 2800 VA. DISCLOSURE STA APPLICANT: SEP 0 6 2002 Page 1 of 4 C. E. Kuhlmachnology Center 2100 (Use several sh& FILING DATE: GROUP: 12/10/2001 REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS EXAMINER DOCUMENT FILING DATE INITIALS NUMBER** DATE **NAME CLASS SUBCLASS** (IF APPRO.) Oct. 17, 2000 Cliff, et al. 230.03 Nov. 2, 1998 265 9B1 1 Jan. 9, 2001 Barnett 714 28 May 14, 1998 7 8 5 181 Jan. 23, 2001 Joly, et al. 716 17 Mar. 30, 1998 6 8 9B1 Jan. 20, 2001 39 Rangasayee 326 Aug. 25, 1998 6 2 6B1 Jan. 30, 2001 43 Baxter 712 Feb. 26, 1998 7B1 Jan. 30, 2001 Hermann, et al. 714 39 Oct. 27, 1997 FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER Translation DATE **COUNTRY CLASS SUBCLASS** YES NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

Ø BB

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016772 (docket RPS920010126US1), "Method and System for Use of an Embedded Field Programmable Gate Array Interconnect for Flexible I/O Connectivity"

CC

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016449 (docket RPS920010127US1), "Method and System for Use of a Field Programmable Gate Array Function within an Application Specific Integrated Circuit (ASIC) to Enable Creation of a Debugger Client within the ASIC"

EXAMINER

DATE CONSIDERED

JUTHE SER

6/16/2007

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified ATTY. DOCKET NO. SERIAL NO. RPS920010125US1 10/016,346 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE SPATEMEN APPLICANT: Technology Center 2100 Page 2 of 4 APR 1 1 2002 C. E. Kuhlmann, et al. (Use several sheets 1961 FILING DATE: **GROUP:** 12/10/2001 REFERENCE DESIGNATION **U.S. PATENT DOCUMENTS EXAMINER DOCUMENT FILING DATE INITIALS NUMBER SUBCLASS** (IF APPRO.) DATE NAME CLASS | iK 6 9 1 6 1 4B1 Feb. 20, 2001 Schultz, et al. 326 41 Aug. 13, 1999 9 8B1 Mar. 27, 2001 716 1 0 1 LaBerge Jan. 21, 1998 1 9 7B1 2 1 1 6 Apr. 3, 2001 Lien, et al. 326 41 May 25, 1999 2 9 9B1 Apr. 17, 2001 3 1 8 ı Vashi, et al. 716 Jun. 26, 1998 2 3 3B1 Apr. 17, 2001 Solomon, et al. 717 5 1 8 Dec. 11, 1998 2 3 703 25 Apr. 24, 2001 Stewart, et al. Aug. 14, 1998 FOREIGN PATENT DOCUMENTS **DOCUMENT** Translation NUMBER DATE **COUNTRY CLASS SUBCLASS** YES NO OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016448 (docket RPS920010128US1), "Method and DD System for Use of a Field Programmable Function within an Application Specific Integrated Circuit (ASIC) to Access Internal Signals for External Observation and Control" R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015922 (docket RPS920010129US1), "Method and EE System for Use of a Field Programmable Interconnect within an ASIC for Configuring the ASIC" **EXAMINER** DATE CONSIDERED 6/16/2007 YUNTE STOK EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line

through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 (Modified

LIST OF PATENTS AND PUBLICATIONS FOR

APPLICANT'S INFORMATION DISCLOSURE & TO TEME

Page 3 of 4 APR 1 1 2002

(Use several sheek

ATTY. DOCKET NO.

SERIAL NO.

RPS920010125UBECEIVED/016,346

SEP 0 6 2002

Technology Center 2100

APPLICANT:

C. E. Kuhlmann, et al.

FILING DATE:

12/10/2001

GROUP

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS					UM MB			DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)	
V7	6	2	2	3	3	1	3B1	Apr. 24, 2001	How, et al.	714	724	Dec. 5, 1997	
	6	2	2	6	7	7	6B1	May 1, 2001	Panchul, et al.	716	3	Sep. 16, 1997	
	6	2	3	0	1	1	9B1	May 8, 2001	Mitchell	703	27	Feb. 6, 1998	
	6	2	3	7	0	2	1B1	May 22, 2001	Drummond	709	201	Sep 25, 1998	
<u> </u>	6	2	4	7	1	4	7B1	Jun. 12, 2001	Beenstra, et al.	714	39	Jun. 12, 2001	
J9	6	2	4	9	1	4	3B1	Jun. 19, 2001	Zaveri, et al.	326	40	Jan. 15, 1998	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER						DATE	COUNTRY	CI	CLASS	SUBCLASS	Translation		
												YES	NO	
													•	

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015920 (docket RPS920010130US1), "Method and System for Use of a Field Programmable Function within a Chip to Enable Configurable I/O Signal Timing Characteristics"

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015923 (docket RPS920010131US1), "Method and "System for Use of a Field Programmable Function within a Standard Cell Chip for Repair of Logic Circuits

EXAMINER

DATE CONSIDERED

6/16/2007

VUTHE STEK

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line

FORM PTO-1449 (Modified ATTY. DOCKET NO. SERIAL NO. RPS920010125URECEIVED 10/016,346 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION SEP 0 8 2002 DISCLOSURE STATEMEN APPLICAN Technology Center 2100 Page 4 of 4 C. E. Kuhlmann, et al. APR 1 1 2002 (Use several sho FILING DATE: **GROUP:** 12/10/2001 U.S. PATENT DOCUMENTS REFERENCE DESIGNATION **EXAMINER DOCUMENT FILING DATE INITIALS NUMBER** (IF APPRO.) DATE NAME CLASS **SUBCLASS** M 6 2 5 2 4 2 2B1 Jun. 26, 2001 Patel, et al. 80 326 Sep. 22, 1999 2 5 3 7B1 Jun. 26, 2001 Kim, et al. 710 103 6 Jul. 31, 1998 2 5 2 9 6B1 Jul. 3, 2001 Ruziak, et al. 370 277 6 Dec. 17, 1997 2 0 0 8 7B1 Jul. 10, 2001 710 100 6 Mar. 3, 1999 Chang 2 Jul. 10, 2001 12 0 8 2B1 Mohan, et al. 716 Mar. 27, 1998 6 1 N 2 6 8 5B1 Jul. 10, 2001 Sasaki, et al. 716 18 Apr. 24, 1996 FOREIGN PATENT DOCUMENTS DOCUMENT Translation NUMBER DATE **COUNTRY CLASS SUBCLASS** YES NO OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) HH R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015921 (docket RPS920010132US1), "Method and System for Use of a Field Programmable Gate Array (FPGA) Cell for Controlling Access to On-Chip Functions of a System on a Chip (SOC) Integrated Circuit" **EXAMINER** DATE CONSIDERED NUTHE STEK 6/16/2007 EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.